Robust hardware elements for weightless artificial neural networks

Stevenson King, Douglas Beverley (2000) Robust hardware elements for weightless artificial neural networks. Doctoral thesis, University of Central Lancashire.

[thumbnail of Thesis] PDF (Thesis) - Accepted Version
Restricted to Repository staff only
Available under License Creative Commons Attribution Non-commercial Share Alike.

[thumbnail of additional metadata 311489] XML (additional metadata 311489) - Additional Metadata
Restricted to Repository staff only



This thesis investigates novel robust hardware elements for weightless artificial neural systems with a bias towards high integrity avionics applications. The author initially
reviews the building blocks of physiological neural systems and then chronologically describes the development of weightless artificial neural systems.

Several new design methodologies for the implementation of robust binary sum-and-threshold neurons are presented. The new techniques do not rely on weighted binary counters or registered arithmetic units for their operation making them less susceptible to transient single event upsets. They employ Boolean, weightless binary, asynchronous elements throughout thus increasing robustness in the presence of
impulsive noise. Hierarchies formed from these neural elements are studied and a weightless probabilisitic activation function proposed for non-deterministic
applications. Neuroram, an auto-associative memory created using these weightless neurons is described and analysed. The signal-to-noise ratio characteristics are
compared with the traditional Hamming distance metric. This led to the proposal that neuroram can form a threshold logic based digital signal filter. Two weightless autoassociative memory based neuro-filters are presented and their filtration properties studied and compared with a traditional median filter.

Eachn novel architecture was emulated using weightless
numericM ATLAB code prior to schematic design and functional simulation. Several neural elements were implemented and validated using FPGA technology. A preliminary robustness evaluation was performed. The large scale particle accelerator at the Theodor Svedberg Laboratory at the University of Uppsala, Sweden, was used to generate transienut psetsin an FPGA performing a weightless binary neural function.

One paper,two letters and five international patents have
been published during the course of this research. The author has significantly contributed to the field of
weightless artificial neural systems in high integrity hardware applications.

Repository Staff Only: item control page